





07-17-73 734098

C
D
1
0
1
000

LOAD RESISTORS			
ZONE 1			
DATE	08-08-73	MACH. 3803-2	
LOG	0052	FRAME 01	
		P.N.	2736289
IBM CORP.	CO	BLK.	GN

C
D
1
0
1
000




07-17-73 734098

 C
 D
 1
 9
 1
 000

PTR ZONE 1			
DATE	08-08-73	MACH.	3803-2
LOG	0051	FRAME	01
		P.N.	2736291
IBM CORP.	CO	BLK.	GM

 C
 D
 1
 9
 1
 000




07-17-73 734098

C
D
2
0
1
000

ZONE 2			
DATE	08-08-73	MACH. 3803-2	
LOG	0052	FRAME	01
		P.N.	2736292
IBM CORP.	CO	BLK.	GN

C
D
2
0
1
000





07-17-73 734098

C
D
2
1
1

000

SKEW BFR GB XLATOR AND				C D 2 1 1 000
ECC GB ZN 2				
DATE	08-14-73	MACH.	3803-2	
LOG	0052	FRAME	01	
		P.N.	2736293	
IBM CORP.		BLK.	GP	



07-17-73 734098


C
D
2
9
1

000

PTR ZONE 2			
DATE	08-08-73	MACH.	3803-2
LOG	0051	FRAME	01
P.N. 2736294			
IBM CORP.	CO	BLK.	GM

C
D
2
9
1

000




07-17-73 734098

C
D
3
0
1
000

LOAD RESISTORS			
ZONE 3			
DATE	08-08-73	MACH. 3803-2	
LOG	0066	FRAME	01
P.N. 2736295			
IBM CORP.	CO	BLK.	GN

C
D
3
0
1
000



07-17-73 734098



SKREW BFR GB XLATOR AND			
ECC GB ZN 3			
DATE	08-14-73	MACH.	3803-2
LOG	0066	FRAME	01
		P.N.	2736296
IBM CORP.	BLK.	GP	

C
D
3
1
1

000

C
D
3
1
1

000





07-17-73 734098

C
D
3
9
1
000

PTR ZONE 3			
DATE	08-21-81	MACH.	3803-2
LOG	0051	FRAME	01
P.N.		2736297	
IBM CORP.	CO	BLK.	CM

C
D
3
9
1
000




07-17-73 734098

C
D
4
0
1
000

SKEW CHECK DOT ORING			
DATE	08-08-73 MACH. 3803-2		
LOG	0051 FRAME	01	
	P.N.	2736298	
IBM CORP.	BLK.	CJ	

C
D
4
0
1
000



07-17-73 734098

S1 S2 AND I COUNT			
DATE	08-08-73	MACH. 3803-2	
LOG	0051	FRAME	01
		P.N.	2736299
IBM CORP.	BLK.		EC

CE001

**ERROR CORRECTION NECESSARY OUTPUTS
(CE002)**

Certain basic outputs from this card are necessary for proper error correction. These reference pages identify these necessary outputs.

Note: This card is used only for 1600 and 6250 BPI operation.

1600 Bits Per Inch

To do error correction in 1600 BPI, two basic outputs are necessary from this card. They are the binary value of I Count and the -EP I pulse. The binary value of I Count is decoded to determine the failing track. The EP I pulse is the correcting signal for the failing track.


Single Error Correction, 6250 BPI

Same as 1600 BPI.

Double Error Correction, 1600 BPI


The two failing tracks are designated as tracks I and J. EP I and EP J are the error pattern correction pulses for tracks I and J. The outputs from this card that are necessary for correcting track I are the binary value of I Count and EP I.

The one output from this card necessary for correcting track J is EP J. Other signals necessary for correcting track J come from other sources.



As the data is inserted into the ECC Group Buffer the S1 register monitors the parity of each byte. A parity error in any byte of the ECC Group Buffer sets the corresponding bit in the S1 register.

In 1600 BPI the pointers are gated into the I Count register. In 6250 BPI the ECC Group Buffer address is gated into the I Count register. The binary value of the I Count register is decoded and the resulting code is the failing track.



P/N 2736660
OUTPUTS
(CE003)

I/O
PINS


1600 BPI

3803-2
6250 BPI
S=Single Error
D=Double Error

-1 or 0 PNTRS ON	P02	Minus if no pointers are active or only one pointer is active.	Same as 1600 BPI
-2 or 0 PNTRS ON	P05	Minus if no pointers are active or only 2 pointers are active.	Same as 1600 BPI
-I COUNT 1 -I COUNT 2 -I COUNT 4	M13 P12 M10	Binary value of I Count decoded to determine the failing track. (See chart below.)	S=Same as 1600 BPI D=Defines the low order track to correct (EP-1).
-COUNT EQUAL I	S03	Not used but output can change.	S=Not used on single error correction but could go active. D=Active after S2 is shifted enough times to determine TRK 1 (shifts=I CNT).
-S2 EQUAL ZERO	P09	Always minus (-).	This line is data sensitive but the important part of it occurs at B4 Time. It goes active at B4 Time if no error occurs, or if P TRK is the only failure.
-S1 EQUALS S2 BITS 4-7	M11	Active on read backward or LWR if no parity error in XLATE bits.	S=The output will go minus if there is no error at the end of B Time, or if the single track error is correctable.
-S1 EQUALS S2 BITS 0-3	M08	Active on read forward and write if no parity error in XLATE byte during data time.	D=The output will go minus if there is no error at the end of B Time. If double track errors occur, this output is unused and unpredictable.
-EP I	D12	Active only on correctable parity errors of XLATE (requires pointer).	S=Active pulse during ABC Cycle for every byte with parity error. D=This pulse will go active when correction is required, as defined by the low-order pointer (goes active during format, but should be ignored).
-EP J	J02	Always plus (+).	S=Always plus on single track failure D=This pulse will go active when correction is required, as defined by high-order pointer.
-S1 REG BIT A -S1 REG BIT B -S1 REG BIT C -S1 REG BIT D	TPU13 S13 U10 U12	Always plus (+). Always plus (+). Always plus (+). Minus on parity error bkwd (or LWR).	Any S1 register bit active indicates a parity error occurred. The specific line defines the byte within the ECC group that had the parity error (goes active during format but should be ignored).
-S1 REG BIT E	S12	Minus on parity error fwd.	
-S1 REG BIT F -S1 REG BIT GG -S1 REG BIT CHK	U11 S11 U04	Always plus (+). Always plus (+). Always plus (+).	


+PNTR TRACKS 0-7		Any pointer line active indicates a marginal condition that may or may not require correction.	Same as 1600 BPI
-SET I CTR CMPR	P10	Not used and inactive.	Gates the pointer decode register output into a special module early in the A B Cycle. Retained for comparing with I Count Register.
+SET I COUNT	U02	Sets decoded putput of pointer decode register into I COUNT register (Blk 4D) (at A4 Time if error cond. exists).	Sets decoded output of ECC GB ADD1, 2, and 4 into the I Count register (Blk 4D) when S1=S2. This pulse is inactive for the rest of that ECC GROUP.
-PE MODE	J13	Gates pointer decode register.	Gates ECC GB address lines.
-ECC GB ADR 1 -ECC GB ADR 2 -ECC GB ADR 4	U06 S04 S02	Not used but must be at following state Not 1, Not 2 and 4 during data time (A Time).	Contains GB address during A and B Cycles (Blk 2E). It is used as a shift cnter during A B cycles (Blk 1M).
+RST I COUNT	P13	Active at A7 Time	Reset I Count register at B5.
+SHIFT S2	S07	800 nanosecond pulses starting with beginning All Ones Marker and the postamble.	S2 is shifted every time a byte is inserted into the ECC GB. During a correction cycle (AB), S2 is shifted until S2=S1 for single error correction, or until Count=I(Blk 5B) becomes active for double track correction.
+SHIFT S2 FWD	U05	Not used, but active at A Time during a forward read and write (inactive on LWR).	Active during A & B Time of forward read and write.
-XLATE BITS 0-7 (feeding 3F)		Not used - see XLATE BITS feeding Blk 3J.	Data bits feeding correction logic.
-RESET S2	U09	Not used, but active at 07 Time and A7 Time (see -RESET S1).	Active at 07, C7 time. Same for -RESET S1.
-2 PNTRS ON PWR	U07	Not used.	Used to gate -EP-J output. (Blk 4H) on double error correction, but may be active for all cycles (A,B,AB,ABC).
-SET S1	S05	Four 50 nsec pulses/ECC byte.	Active 8 times/ECC Group. Four times during A Cycle, four times during B Cycle
CLK 0-50	D05	50 nsec pulses every 100 nsec gated by TAPE OP.	Same as 1600 BPI
-XLATE BITS P-0-7		Data bits to correction logic (each byte repeated 4 times).	All XLATE storage bytes to correction logic.
+RD FWD	S04	Inverts the decode out of Blk 1M on Read Backward and LWR Mode.	Controls shift direction of S2 on AB Cycles and inverts the decode out of Blk 1M on Read Bkwd.
-TAPE OP	S10	Active during tape motion and gates decode module (Blk 1M).	Same as 1600 BPI
+DEGATE S1	J09	Active with recognition of Ending All Ones to inhibit correction of postamble.	Not used and inactive except in Diagnostic Mode.
-RESET S1	M09	Same as -RESET S2 but is used to reset S1.	Same as -RESET S2.

SINGLE ERROR CORRECTION FLOW




Date	EC Number	Date	EC Number	SINGLE ERROR
03 Aug 73	734098			CORRECTION FLOW
				PAGE CE005
				IBM Part Page
				2736662 CE005

DOUBLE ERROR CORRECTION FLOW



Date	EC Number	Date	EC Number	DOUBLE ERROR
02 Aug 73	734098			CORRECTION FLOW
				PAGE CE006
				IBM Part Page
				2736663 CE006



07-17-73 734098


LOAD REGISTERS				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
P.N.				2736300
IBM CORP.	CO	BLK.	FJ	

C
E
1
1
1

000


C
E
1
1
1

000




07-17-73 734098
02-22-79 846276

CH
0
4
1
000




CH
05
1
000

FRAME BUFFER FORMAT COUNTER			
DATE	08-21-81	MACH.	3803-2
LOG	1836	FRAME	01
		P.N.	2736305
IBM CORP.	CO	BLK.	GL



07-17-73 734098
02-22-79 846276

FORMAT CHARACTER CLKS			
DATE	08-21-81	MACH.	3803-2
LOG	1836	FRAME	01
P.N. 2736306			
IBM CORP.	CO	BLK.	GP



07-17-73 734098
 03-18-74 736699
 05-13-74 736701
 08-22-74 737145
 02-22-79 846276

PE ERROR DETECTION AND CONTROL			
DATE	08-21-81	MACH.	3803-2
LOG	1836	FRAME	01
P.N.		2736307	
IBM CORP.	CO	BLK.	GN


C
H
0
7
1
000

000

07-17-73 734098
02-22-79 846276

RESIDUAL FRAME CONTROLS			
DATE	08-21-81	MACH.	3803-2
LOG	1836	FRAME	01
	P.N.	2736308	
IBM CORP.	CO	BLK.	GL

1	CH 081
---	--------




FG6 X-Y1V2D06
01A-A1A2D06

07-17-73 734098

READ CRC GEN AND CMR				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736309	
IBM CORP.		BLK.		GN


CH
1
1
1
000

CH
1
1
1
000




07-17-73 734098

PHASE ENCODED DATA FORMAT				
CONTROLS				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736310	
IBM CORP.	CO	BLK.	GK	



MODULAR 7 RESIDUE COMPARE			
EQUA			
DATE	08-08-73	MACH.	3803-2
LOG	0051	FRAME	01
		P.N.	2736312
IBM CORP.		CO	BLK.
		GN	



07-17-73 734098

FORMAT CHARACTER AND 6250 ERROR DETECTION			
DATE	08-08-73	MACH.	3803-2
LOG	0051	FRAME	01
		P.N.	2736313
IBM CORP.	CO	BLK.	GN


CH
1
5
1

000

CH
1
5
1

000

FORMAT CHARACTER AND 6250 DETECTION				C H 1 6 1 000
DATE	08-08-73 MACH. 3803-2			
LOG	0051	FRAME	01	
		P.N.	2736314	
IBM CORP.	CO	BLK.	FL	



07-17-73 734098


POINTERS AND POINTER BUS				
TRACKS 0-4				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736315	
IBM CORP.		BLK.	GC	

C
J
0
1
1

000

C
J
0
1
1

000



07-17-73 734098

C
J
0
2
1
000

POINTERS AND POINTER BUS				
TRACKS 5-P				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736316	
IBM CORP.		BLK.	GL	

C
J
0
2
1
000

P/N 2736655
Output Lines
(CJ011 & CJ021)

I/O
Pins

3803-2
Function During 1600 BPI
Mode

Function During 6250 BPI
Mode

-EC GB Pointer
 Tracks 0-P

N/A

Active after a phase error.
 Stays active for a minimum
 of 8 bytes. Resets when
 counter 1 counts to 8 or
 when Sense RESET is active.

Active after a phase error.
 Resets every C7 time.

-Pointer Bus
 Bit 0-P

B12
 Track 0

Active state indicates 4
 possible conditions which
 depend on the output of the
 decode block at the bottom
 of the page (Block DM).

Same as 1600 BPI Mode

DECODE Contents of Pointer Bus

- | | |
|---|------------------|
| 0 | ECC GB Pointers |
| 1 | Valid Pointers |
| 2 | Almost Skew |
| 3 | Persistent Ptrs. |

-Valid Pointer 0-8

N/A

Active after a track cor-
 rection. Once active, it
 remains active during Write
 OP. During Read OP it re-
 mains active for a minimum
 of 8 ECC groups. It resets
 on Read OP when counter 2
 counts to 8 or at the end
 of the record at SENSE
 RESET time.

Active state indicates 2
 possible conditions:
 1. Error correction made
 on a track. (Same as
 1600 BPI Mode).
 2. An invalid character
 detected by the trans-
 lator.
 This line remains active
 and resets similar to 1600
 BPI Mode.

+Pointer Bus Gate

N/A

Active state represents 1
 of 4 possible conditions:
 Active state (0-3) gates
 the pointer bus. See
 -Pointer Bus Bit 0-P above
 for details.

Same as 1600 BPI Mode.

P/N 2736656
Input Lines
(CJ011 & CJ021)

I/O
Pins

Function During 1600 BPI
Mode

3803-2
Function During 6250 BPI
Mode

Unused	D05	Gates the GB pointers into the ECC GB pointer latches. Always Active.	Same as 1600 BPI Mode.
-GB Pointer 0-P	B05 (Track 0)	A phase error occurred.	Same as 1600 BPI Mode.
-PE Mode	J12	Gates counter 1.	Inactive.
+Step Pointer Counter	J10	Steps counter 1 & 2 at A7 time.	Steps counter 2 at C7 time and resets ECC GB pointer latches during data.
+Reset Counter	N/A (Track 0-8)	This line is active on first error indication. Counter 1 & 2 reset to 0 on first error. -SET VALID POINTER TRACK X or -GB POINTER X lines are active. The counters start counting and are reset with each error. When counters 1 & 2 reach a count of 8, the ECC GB pointer latches and valid pointer latches are reset.	Same as 1600 BPI Mode.
+End of Data or PE	J04	Blocks the reset to ECC GB pointer latches.	Gates the reset to the ECC GB pointer latches during data.
+Sense Reset	G07	Resets everything at end of record.	Same as 1600 BPI Mode.
+Wrt and Tape Op	J02	De-gates counter 2.	Same as 1600 BPI Mode.
-Almost Skew Track 0-P	J13 Track 0	Active with ALMOST SKEW condition (14 bytes).	Active with ALMOST SKEW condition (28 bytes).
-Set Valid pointer Track 0-P		See page CJ034.	See page CJ034.
-ROC Cycled	P11	Active with first readout cycle from skew buffers.	Same as 1600 BPI Mode.
-Gated Program Sync	M11	Active during data. Not active after "FF" character if an error occurs.	Active during PREAMBLE and RESYNC bursts.

P/N 2736657
**Input Lines
 (CJ031)**

+End of Data or PE

+6250 Mode

-Valid Pointer
 Track 0-8

+Gate Hdw Pointers

-ECC GB Pointer
 Track 0-8

-I Count 1
 2
 4

-Correct Trk 8 Only

-EP J

-EP I

-ECC GB Track 0-8

-Set ECC

+NRZI Degate ECC PH

+NRZI CRC Bit P

+End of Data or PE

-6250 Chk Track 0-P

**I/O
 Pins**

J04

B02

N/A

J07

N/A

P13
 M12
 S02

U02

S03

U03

S11
 (Track 0)

J11

G11

D04

J04

G05
 (Track 0)

1600 BPI

Active during EOD or PE Mode. Gates the valid pointers to the pointer latches (Blk CB). This is the gate for the top half inputs of Blk CB.

Inactive.

See logic page CJ022 for description.

Active during every "A" cycle. Gates the lower half inputs to Blk CB.

See logic page CJ022 for description.

See logic page CE003 for description.

Active only when P track is in error.

See logic page CE003 for description.

See logic page CE003 for description.

Data from the ECC group buffer.

Active for 25 nsec during A6 time. Gates the ECC GB data to the correction module. This correction module performs "Exclusive OR" operation with the pulses from EPI & EPJ Bus and correct any track in error.

Active during NRZI Mode only. The active state forces all outputs from correction module to (-) level.

Active only during NRZI Mode, if the CRC contains a P Bit.

Active during EOD or PE Mode. The active state degates the inputs (6250 CHKS) to the invalid character latches (Blk CK).

Not used and always (+).

3803-2
6250 BPI

The inactive state of this line gates the "6250 CHKS" (invalid characters) to the invalid character latches (Blk CK).

Active during 6250 BPI Mode. Gates the valid pointers to the pointer latches.

See logic page CJ022 for description.

Active during B5 time and not two pointers on, or during every "B" cycle of a write op.

See logic page CJ022 for description.

See logic page CE003 for description.

Same as 1600 BPI.

See logic page CE003 for description.

See logic page CE003 for description.

Same as 1600 BPI.

Active during ABC cycle for 25 nsec. Gates the ECC GB data to the correction module. Correction of data is done the same way as in 1600 BPI Mode.

Same as 1600 BPI.

Same as 1600 BPI.

This line is inactive during 6250 mode. It gates the 6250 CHKS to the invalid character latches.

Active state means that the translator detected the invalid character.

+Pointer Track 0-8

N/A

Active line means that a valid pointer or ECC GB pointer existed. This is only a marginal condition indicator and the track may or may not require correction.

The pointers are used on logic page CJ031 for double track correction. Four signals needed are:

1. Pointers (two)
2. EP I
3. EP J
4. I Count

-Rd ECC Data
Track 0-8

S13
(Track 0)

This is the corrected data going to the Channel Buffer.

Same as 1600 BPI.

-CRC Data Track 8

B04

CRC character Bit P

Same as 1600 BPI.


-Set Valid Pointer
Track 0-8

N/A

Active state indicates that correction took place. This line sets the valid pointer latch on logic page CJ011.

Active state indicates:

1. Some correction took place.
2. The translator detected an invalid character. This line (or lines) set the valid pointer latches on logic page CJ011.




C
J
0
6
1
000

07-17-73 734098

COUNTER RESETS				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736318	
IBM CORP.	CO	BLK.	FJ	

C
J
0
6
1
000


C
K
0
0
1
000

AA4 X-Y1V2B02 01A-A1A2B05 GG4 X-Y1V2B10
 01A-A1A2B02 CK4 X-Y1U6A02 01A-A1A2B10
 AH4 X-Y1V2B12 01A-A1E1E11
 01A-A1A2B12 DD4 X-Y1V2B06
 BB4 X-Y1V2B04 01A-A1A2B06
 01A-A1A2B04 EE4 X-Y1V2B08
 BJ4 X-Y1V2B13 01A-A1A2B08
 01A-A1A2B13 FF4 X-Y1V2B09
 CC4 X-Y1V2B05 01A-A1A2B09

07-17-73 734098

6250-NRZI DATA ORING			
DATE	08-08-73	MACH.	3803-2
LOG	0051	FRAME	01
		P.N.	2736319
IBM CORP.	CO	BLK.	GH


C
K
0
0
1
000



07-17-73 734098

TLD TERMINATOR CARD			
DATE	08-08-73 MACH. 3803-2		
LOG	0051 FRAME	01	
P.N.		2736320	
IBM CORP.	SDD BLK.	BN	000


C
L
0
0
1
000




07-17-73 734098

TLD TERMINATOR CARD			
DATE	08-08-73 MACH. 3803-2		
LOG	0051 FRAME	01	
	P.N.	2736321	
IBM CORP.	SDD BLK.	BN	

C
L
0
1
1
000C
L
0
1
1
000




ERROR PATTERN REGISTER			
DATE	08-08-73 MACH. 3803-2		
LOG	0051	FRAME	01
		P.N.	2736322
IBM CORP.	CO	BLK.	GP



07-17-73 734098

LRCR REGISTER				
DATE	08-08-73	MACH.	3803-2	
LOG	0051	FRAME	01	
P.N. 2736323				
IBM CORP.	CO	BLK.	GM	



07-17-73 734098


C
N
0
4
1

000


NRZI DETECTION TRACKS 2 3 4			
DATE	08-08-73	MACH.	3803-2
LOG	0051	FRAME	01
		P.N.	2736325
IBM CORP.	CO	BLK.	DN

C
N
0
4
1

000


 07-17-73 734098
 01-06-75 733226


7 TK CLIP LEVEL			
DATE	01-08-75	MACH. 3803-2	
LOG	0025	FRAME 01	
P.N. 2736328			
IBM CORP.	CO	BLK.	GM




07-17-73 734098

NRZI CHAR GATE				
DATE	08-18-81	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736331	
IBM CORP.	CO	BLK.	GP	

C
N
2
3
1
000C
N
2
3
1
000



07-17-73 734098



07-17-73 734098

SHIFT CRC EPR CONTROL				
DATE	08-14-73	MACH.	3803-2	
LOG	0051	FRAME	01	
		P.N.	2736337	
IBM CORP.	CO	BLK.	EE	